View ZY1015AG-T3_1340072.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
Member of the
Family
Applications * Low voltage, high density systems with Intermediate Bus Architectures (IBA) * Point-of-load regulators for high performance DSP, FPGA, ASIC, and microprocessor applications * Industrial computing, servers, and storage * Broadband, networking, optical, and wireless communications systems * Active memory bus terminators Benefits * Integrates digital power conversion with intelligent power management * Eliminates the need for external power management components and communication bus * Completely programmable via pin strapping and external R and C * One part that covers all applications * Reduces board space, system cost and complexity, and time to market
Features * RoHS lead free and lead-solder-exempt products are available * Wide input voltage range: 3V-14V * High continuous output current: 15A * Wide programmable output voltage range: 0.5V-5.5V * Active digital current share * Output voltage margining * Overcurrent and overtemperature protections * Overvoltage and undervoltage protections, and Power Good signal tracking the output voltage setpoint * Programmable power-up delay * Tracking during turn-on and turn-off with guaranteed slew rates * Sequenced and cascaded modes of operation * Single-wire line for frequency synchronization between multiple POLs * Programmable interleave * Programmable feedback loop compensation * Enable control with programmable polarity * Flexible fault management and propagation * Start-up into the load pre-biased up to 100% * Full rated current sink * Real time current and temperature measurements, monitoring, and reporting * Small footprint SMT package: 16x32mm * Low profile of 8mm * Compatible with conventional pick-and-place equipment * Wide operating temperature range * UL60950 recognized, CSA C22.2 No. 60950-00 certified, and TUV EN60950-1:2001 certified
Description The ZY1015 is an intelligent, fully programmable step-down point-of-load DC-DC module integrating digital power conversion and intelligent power management. The ZY1015 completely eliminates the need for external components for sequencing, tracking, protection, monitoring, and reporting. Performance parameters of the ZY1015 are programmable by pin strapping and external resistor and capacitor and can be changed by a user at any time during product development and service without a need for a communication bus.
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 1 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
Reference Documents No-BusTM POL Converters. Z-1000 Series Application Note Z-One(R) POL Converters. Eutectic Solder Process Application Note Z-One(R) POL Converters. Lead-Free Process Application Note 1. Ordering Information
ZY Product family: Z-One Module 10 Series: No-Bus POL Converter 15 Output Current: 15A y RoHS compliance: No suffix - RoHS compliant 1 with Pb solder exemption G - RoHS compliant for all six substances - Dash
2
zz Packaging Option : T1 - 500pcs T&R T2 - 100pcs T&R T3 - 50pcs T&R Q1 - 1pc sample for evaluation only K1 - 1pc mounted on the evaluation 3 board
______________________________________
The solder exemption refers to all the restricted materials except lead in solder. These materials are Cadmium (Cd), Hexavalent chromium (Cr6+), Mercury (Hg), Polybrominated biphenyls (PBB), Polybrominated diphenylethers (PBDE), and Lead (Pb) used anywhere except in solder. 2 Packaging option is used only for ordering and not included in the part number printed on the POL converter label. 3 The evaluation board is available in only one configuration: ZY1015-K1.
1
Example: ZY1015G-T3: A 50-piece reel of RoHS compliant POL converters. Each POL converter is labeled ZY1015G. 2. Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect longterm reliability, and cause permanent damage to the POL converter.
Parameter Operating Temperature Input Voltage Output Current Conditions/Description Controller Case Temperature 250ms Transient (See Output Current Derating Curves) -15 Min -40 Max 105 15 15 Units C VDC ADC
3.
Environmental and Mechanical Specifications
Parameter Ambient Temperature Range Storage Temperature (Ts) Weight MTBF Peak Reflow Temperature Peak Reflow Temperature Lead Plating Moisture Sensitivity Level Calculated Per Telcordia Technologies SR-332 ZY1015 ZY1015G ZY1015 and ZY1015G JEDEC J-STD-020C 245 4.82 220 260 Conditions/Description Min -40 -55 Nom Max 85 125 15 Units C C grams MHrs C C
1.5m Ag over 1.5m Ni 3
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 2 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
4.
Electrical Specifications
Specifications apply at the input voltage from 3V to 14V, output load from 0 to 15A, ambient temperature from 40C to 85C, output capacitance consisting of 110F ceramic and 220F tantalum, and default performance parameters settings unless otherwise noted. 4.1 Input Specifications
Parameter Input voltage (VIN) Input Current (at no load) Undervoltage Lockout (VLDO connected to VIN) Undervoltage Lockout (VLDO connected to VAUX=5V) External Low Voltage Supply VLDO Input Current Conditions/Description At VIN<4.75V, VLDO pin needs to be connected to an external voltage source higher than 4.75V VIN4.75V, VLDO pin connected to VIN Ramping Up Ramping Down Ramping Up Ramping Down Connect to VLDO pin when VIN<4.75V Current drawn from the external low voltage supply at VLDO=5V 4.75 50 Min 3 50 4.00 3.9 2.8 2.7 14 Nom Max 14 Units VDC mADC VDC VDC VDC VDC VDC mADC
4.2
Output Specifications
Parameter Output Current (IOUT) Output Voltage Range (VOUT) Output Voltage Setpoint Accuracy3 Line Regulation3 Load Regulation
3
Conditions/Description VIN MIN to VIN MAX Programmable2 with a resistor between TRIM and REF pins Default (no resistor) VIN=12V, IOUT=0.5*IOUT MAX, room temperature VIN MIN to VIN MAX 0 to IOUT MAX Slew rate 1A/s, 50-75% load step, VIN5V VIN=3.3V to 10% of peak deviation VIN=5.0V, VOUT2.5V VIN=5.0V, VOUT>2.5V VIN=12V, VOUT2.5V VIN=12V, VOUT>2.5V VIN=12V, IOUT=0.5*IOUT MAX
Min -15
1
Nom
Max 15 5.5
Units ADC VDC VDC %VOUT %VOUT %VOUT mV mV s mV mV mV mV ppm/C
0.5
0.5 1.5% or 20mV whichever is greater 0.2 0.2 80 100 30 15 25 25 30 100 450 500 550
Dynamic Regulation Peak Deviation Peak Deviation Settling Time Output Voltage Peak-to-Peak Ripple and Noise BW=20MHz Full Load Temperature Coefficient Switching Frequency
1
kHz
At the negative output current (bus terminator mode) efficiency of the ZY1015 degrades resulting in increased internal power dissipation. Therefore maximum allowable negative current under specific conditions is 20% lower than the current determined from the derating curves shown in paragraph 5.5. 2 ZY1015 is a step-down converter, thus the output voltage is always lower than the input voltage as show in Figure 1. 3 Digital PWM has an inherent quantization uncertainty of 6.25mV that is not included in the specified static regulation parameters.
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 3 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
VOUT [V] 5.5 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 Min Load 0.2A 0.5
3.0 3.15 5.5 6.25
VIN [V] 8.0 10.0 12.0 14.0
2.0
4.0
6.0
Figure 1. Output Voltage as a Function of Input Voltage and Output Current
4.3
Protection Specifications
Parameter Conditions/Description Output Overcurrent Protection Type Threshold Threshold Accuracy Output Overvoltage Protection Type Threshold Threshold Accuracy Delay Follows the output voltage setpoint Measured at VO.SET=2.5V From instant when threshold is exceeded until the turn-off command is generated Output Undervoltage Protection Type Threshold Threshold Accuracy Delay Follows the output voltage setpoint Measured at VO.SET=2.5V From instant when threshold is exceeded until the turn-off command is generated -2 6 Non-Latching, 130ms period 75 2 %VO.SET %VUVP.SET s -2 6 130
1
Min
Nom
Max
Units
Non-Latching, 130ms period 170 -25 25 %IOUT %IOCP.SET
Latching %VO.SET 2 %VOVP.SET s
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 4 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
Overtemperature Protection Type Turn Off Threshold Turn On Threshold Threshold Accuracy Delay From instant when threshold is exceeded until the turn-off command is generated Power Good Signal (PGOOD pin) Logic Lower Threshold Upper Threshold Delay Threshold Accuracy VOUT is inside the PG window and stable VOUT is outside of the PG window or ramping up/down Follows the output voltage setpoint Follows the output voltage setpoint From instant when threshold is exceeded until status of PG signal changes Measured at VO.SET=2.5V -2 High N/A Low 90 110 6 2 %VO.SET %VO.SET s %VO.SET Temperature is increasing Temperature is decreasing after module was shut down by OTP -5 6 Non-Latching, 130ms period 120 110 5 C C C s
___________________
1
Minimum OVP threshold is 1.0V
4.4
Feature Specifications
Parameter Conditions/Description Current Share (CS pin) Type Active, Single Line IOUT MIN20%*IOUT NOM IOUT MIN=0 IOUT MIN20%*IOUT NOM Interleave (IM and INTL0...INTL4 pins) Interleave (Phase Lag) Programmable via INTL0...INTL4 pins in 11.25 steps (IM pin is open) Default (IM pin is pulled low) Sequencing (DELAY pin) Power-Up Delay Programmable by capacitor connected to DELAY pin Default: CDELAY=0 Tracking Rising Slew Rate Falling Slew Rate Proportional to SYNC frequency Proportional to SYNC frequency 0.1 -0.5 V/ms V/ms 210 0 ms ms 0 0 348.75 degree degree 10 4 20 %IOUT Min Nom Max Units
Maximum Number of Modules Connected in Parallel Maximum Number of Modules Connected in Parallel Current Share Accuracy
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 5 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
Enable (EN and ENP pins) ENP pin is pulled low EN Pin Polarity EN High Threshold EN Low Threshold Open Circuit Voltage Turn-On Delay Turn-Off Delay EN and ENP From EN pin changing state to VOUT starting to ramp up From EN pin changing state to VOUT reaching 0V Feedback Loop Compensation (CCA0...CCA2 pins) CCA=7 (default) CCA=6 CCA=5 CCA=3 or CCA=4 CCA=2 CCA=1 CCA=0 Recommended VIN range Recommended COUT/ESR range, combination of ceramic+ tantalum Recommended VIN range Recommended COUT range, tantalum Recommended ESR range, tantalum Recommended VIN range Recommended COUT/ESR range, ceramic Recommended VIN range Recommended COUT/ESR range, combination of ceramic + tantalum Recommended VIN range Recommended COUT/ESR range, tantalum Recommended VIN range Recommended COUT/ESR range, ceramic Recommended VIN range Recommended COUT/ESR range, combination of ceramic+ tantalum 20%*IOUT NOM < IOUT < IOUT NOM VIN=12V Duty Cycle of the negative pulse corresponding to 100% of nominal current Temperature Monitoring (TEMP pin) Temperature Monitoring Accuracy Conversion Ratio Monitoring Voltage Range Output Impedance Junction temperature of POL controller Junction temperature from -40C to 140C Corresponds to -40C to 140C junction temperature range TEMP pin Remote Voltage Sense (-VS and +VS pins) Type Voltage Drop Compensation Voltage Drop Compensation Between +VS and VOUT Between -VS and PGND Differential 300 100 mV mV 0.2 6.4 -5 10 2 +5 C mV/C VDC k 8 50/5 + 220/40 8 440 40 8 100/5 3 50/5 + 220/40 3 100/25 3 100/5 6 50/5 + 220/40 12 100/5 + 470/40 12 880 25 12 220/5 5 100/5 + 470/40 5 440/20 5 220/5 100/5 + 470/40 14 400/5 + 2000/20 14 10,000 10 14 400/5 5.5 200/5 + 880/40 5.5 1,000/10 5.5 400/5 11 200/5 + 880/40 VDC F/m F/m VDC F m VDC F/m VDC F/m F/m VDC F/m VDC F/m VDC F/m F/m 3.3 0 11 ENP pin is open Negative (enables the output when EN pin is pulled low) Positive (enables the output when EN pin is open or pulled high) 2.3 1.0 VDC VDC VDC ms ms
Output Current Monitoring (CS pin) Output Current Monitoring Accuracy Conversion Ratio -20 65 +20 %IOUT %
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 6 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
4.5
Signal Specifications
Parameter VDD Conditions/Description Internal supply voltage SYNC Line ViL_s ViH_s Vhyst_s IoL_s Ipu_s Tr_s Cnode_s Freq_s Tsynq T0 LOW level input voltage HIGH level input voltage Hysteresis of input Schmitt trigger LOW level sink current V(SYNC)=0.5V Pull-up current source V(SYNC)=0V Maximum allowed rise time 10/90%VDD Added node capacitance Clock frequency of external SYNC line Sync pulse duration Data=0 pulse duration 475 22 72 5 -0.5 0.75 x VDD 0.25 x VDD 14 300 0.3 x VDD VDD + 0.5 0.45 x VDD 60 1000 300 10 525 28 78 V V V mA A ns pF kHz % of clock cycle % of clock cycle A V V V k Min 3.15 Nom 3.3 Max 3.45 Units V
Inputs: INTL0...INTL4, CCA0...CCA2, EN, ENP, IM Iup_x ViL_x ViH_x Vhyst_x RdnL_x Pull-up current source V(X)=0 LOW level input voltage HIGH level input voltage Hysteresis of input Schmitt trigger External pull down resistance pin forced low Power Good and OK Inputs/Outputs Iup_PG Iup_OK ViL_x ViH_x Vhyst_x IoL_x Pull-up current source V(PG)=0 Pull-up current source V(OK)=0 LOW level input voltage HIGH level input voltage Hysteresis of input Schmitt trigger LOW level sink current at 0.5V Current Share/Sense Bus Iup_CS ViL_CS ViH_CS Vhyst_CS IoL_CS Tr_CS Pull-up current source at V(CS)=0V LOW level input voltage HIGH level input voltage Hysteresis of input Schmitt trigger LOW level sink current V(CS)=0.5V Maximum allowed rise time 10/90% VDD 0.84 -0.5 0.75 x VDD 0.25 x VDD 14 3.10 0.3 x VDD VDD+0.5 0.45 x VDD 60 100 mA V V V mA ns 25 175 -0.5 0.7 x VDD 0.1 x VDD 4 110 725 0.3 x VDD VDD+0.5 0.3 x VDD 20 A A V V V mA 25 -0.5 0.7 x VDD 0.1 x VDD 110 0.3 x VDD VDD+0.5 0.3 x VDD 10
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 7 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
5. 5.1
Typical Performance Characteristics Efficiency Curves
95
95 90 85
90
Efficiency, %
80 75 70 65
Efficiency, %
85
80
60 55
Vout=0.5V
Vout=3.3V
Vout=1.2V
Vout=5.0V
Vout=2.5V
75 Vout=0.5V 70 0 1.5 3 4.5 6 7.5 9 10.5 12 13.5 15 Output Current, A Vout=1.2V Vout=2.5V
50 0 1.5 3
4.5
6
7.5
9
10.5
12
13.5
15
Output Current, A
Figure 4. Efficiency vs. Load. Vin=12V
Figure 2. Efficiency vs. Load. Vin=3.3V
95
100 95 90 85 80 75 70 0 1.5 3 4.5
Efficiency, %
90 85 80 75 70 Vin=3.3V
Vout=0.5V Vout=2.5V Vout=1.2V Vout=3.3V
Efficiency, %
Vin=5V 2.5 3 3.5 4
Vin=12V 4.5 5 5.5
65 0.5 1 1.5 2 Output Voltage, V
6
7.5
9
10.5
12
13.5
15
Output Current, A
Figure 5. Efficiency vs. Output Voltage, Iout=15A
Figure 3. Efficiency vs. Load. Vin=5V
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 8 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
95
5.3
Turn-Off Characteristics
90
85
Efficiency, %
80
75
70
Vout=0.5V
Vout=2.5V
Vout=1.2V
Vout=3.3V
65 3 4 5
6 7 8 Input Voltage, V
9
10
11
12
Figure 6. Efficiency vs. Input Voltage. Iout=15A
5.2
Turn-On Characteristics
Figure 8. Tracking Turn-Off Vin=12V, Ch1 - V1, Ch2 - V2, Ch3 - V3
5.4
Transient Response
The pictures below show the deviation of the output voltage in response to the 50-75-50% step load at 1.0A/s. In all tests the POL converters had 5x22F ceramic capacitors and a 220F tantalum capacitor connected across the output pins. The speed of the transient response was optimized by selecting appropriate CCA settings.
Figure 7. Tracking Turn-On. Vin=12V, Ch1 - V1, Ch2 - V2, Ch3 - V3
Figure 9. Vin=12V, Vout=1V. CCA=07
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 9 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
Figure 10. Vin=12V, Vout=2.5V. CCA=05
Figure 13. Vin=5V, Vout=2.5V. CCA=03
Figure 11. Vin=12V, Vout=5V, CCA=05
Figure 14. Vin=3.3V, Vout=1V. CCA=03
Figure 12. Vin=5V, Vout=1V. CCA=03
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 10 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
5.5
Thermal Derating Curves
15 14 13 Output Current, A 12 11 10 9 8 7 6 5 45 55 65 Ambient Temperature, Degree C 75 85
0LFM
100LFM
200LFM
400LFM
600LFM
Figure 15. Thermal Derating Curves. Vin=12V, Vout=5.0V
15 14 13
Output Current, A
12 11 10 9 8 7 6 5 45 55 65 Ambient Temperature, Degree C 75 85 0LFM 100LFM 200LFM 400LFM 600LFM
Figure 16. Thermal Derating Curves. Vin=14V, Vout=5.0V
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 11 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
6.
Typical Application
Figure 17. Complete Schematic of Application with Three Independent Outputs. Intermediate Bus Voltage is from 8V to 14V.
In this application four POL converters are configured to deliver three independent output voltages. POL1 and POL2 are connected in parallel for increased output current. Output voltages are programmed with the resistors connected between TRIM and VREF pins of individual converters. POL1 is configured as a master (IM and INTL0...INTL4 pins are grounded) and all other POL converters are synchronized to the switching frequency of POL1. Interleave is programmed with pins INTL0...INTL4 to ensure the lowest input and output noise. POL2 has 180 phase shift, POL 3 and POL4 have phase shifts of 270 and 90 respectively. All converters are controlled by the common ENABLE signal. Turn-on and turn-off processes of the system are illustrated by pictures in Figure 7 and Figure 8.
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 12 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
7.
Pin Assignments and Description
Pin Name VLDO IM TEMP ENP DELAY CCA2 CCA1 CCA0 VREF EN OK SYNC Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 Pin Type P I A I A I I I A I I/O I/O I/O A I/O I I I I I I I P P P PU PU PU PU PU PU PU PU PU PU PU PU PU PU PU PU PU Buffer Type Pin Description Notes Connect to an external voltage source higher than 4.75V, if VIN<4.75V. Connect to VIN, if VIN4.75V Tie to PGND for master or leave open to set interleave by INTL0...INTL4 pins Analog voltage proportional to junction temperature of the controller Tie to PGND for Negative logic or leave open for Positive logic Connect a capacitor between the pin and PGND to program the Power-Up delay. Leave open for zero delay Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 To program the output voltage, connect a resistor between VREF and TRIM Polarity is determined by ENP pin Connect to OK pin of other Z-1000 POLs. Leave open, if not used Connect to SYNC pin of other Z-POLs and/or to an external clock generator To program the output voltage, connect a resistor between VREF and TRIM Connect to CS pin of other Z-POLs connected in parallel Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 Tie to PGND for 0 or leave open for 1 Connect to the negative point close to the load Connect to the positive point close to the load
Low Voltage Dropout Interleave Mode Temperature Measurement Enable Logic Selection Power-Up Delay Compensation Coefficient Address Bit 2 Compensation Coefficient Address Bit 1 Compensation Coefficient Address Bit 0 Voltage Reference Enable Fault Status Frequency Synchronization Line Power Good Output Voltage Trim Current Share/Sense Interleave Bit 4 Interleave Bit 3 Interleave Bit 2 Interleave Bit 1 Interleave Bit 0 Negative Voltage Sense Positive Voltage Sense Output Voltage Power Ground Input Voltage
PGOOD TRIM CS INTL4 INTL3 INTL2 INTL1 INTL0 -VS +VS VOUT PGND VIN
Legend: I=input, O=output, I/O=input/output, P=power, A=analog, PU=internal pull-up
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 13 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
8. 8.1
Pin and Feature Description VLDO, Low Voltage Dropout
fault occurs. Pulling low the OK input by an external circuitry turns off the POL converter. 8.10 SYNC, Frequency Synchronization Line The bidirectional input/output with the internal pull-up resistor. If the POL converter is configured as a master, the SYNC line propagates clock to other POL converters. If the POL converter is configured as a slave, the internal clock recovery circuit synchronizes the POL converter to the clock of the SYNC line. 8.11 PG, Power Good The open drain input/output with the internal pull-up resistor. The pin is pulled low by the POL converter, if the output voltage is outside of the window defined by the Power Good High and Low thresholds. 8.12 TRIM, Output Voltage Trim The input of the TRIM comparator for the output voltage programming. The output voltage can be programmed by a single resistor connected between VREF and TRIM pins. Resistance of the trim resistor can be determined from the equation below:
RTRIM = 20 x (5.5 - VOUT ) , k VOUT
The input of the internal linear regulator. VVLDO always needs to be greater than 4.75V for normal operation of the POL converter. 8.2 IM, Interleave Mode The input with the internal pull-up resistor. When the pin is left floating, the phase lag of the POL converter is set by INTL0...INTL4 pins. If the pin is pulled low, the phase lag is set to 0. Pulling all INTL pins and the IM pin low configures a POL converter as a master. The master determines the clock on the SYNC line. 8.3 TEMP, Temperature Measurement The voltage output of the internal temperature sensor measuring junction temperature of the controller IC. Voltage range from 0 to 2V corresponds to the temperature range from -50C to 150C. 8.4 ENP, Enable Polarity The input with the internal pull-up resistor. When the ENP pin is pulled low, the control logic of the EN input is inverted. 8.5 DELAY, Power-Up Delay The input of the POR circuit with the internal pull-up resistor. By connecting a capacitor between the pin and PGND the power-up delay can be programmed. 8.6 CCA[0:2], Compensation Coefficient Address
where VOUT is the desired output voltage in Volts. If the RTRIM is open or the TRIM pin is shorted to PGND, the VOUT=0.5V. 8.13 CS, Current Share/Sense Bus The open drain digital input/output with the internal pull-up resistor. The duty cycle of the digital signal is proportional to the output current of the POL converter. External capacitive loading of the pin shall be avoided. 8.14 INTL[0:4], Interleave Bits Inputs with internal pull-up resistors. The encoded address determines the phase lag of the POL converter when the IM pin is left floating. One digit of the address corresponds to the phase lag of 11.25. 8.15 -VS and +VS The differential voltage input of the POL converter feedback loop.
Inputs with internal pull-ups to select one of 7 sets of digital filter coefficients optimized for various application conditions. 8.7 VREF, Voltage Reference The output of the 2V internal voltage reference that is used to program the output voltage of the POL converter. 8.8 EN, Enable The input with the internal pull-up resistor. The POL converter is turned off, when the pin is pulled low (see ENP to inverse logic of the Enable function). 8.9 OK, Fault Status The open drain input/output with the internal pull-up resistor. The POL converter pulls its OK pin low, if a
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 14 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
9. 9.1
Application Information Output Voltage Margining
RDOWN while the "Margining Up" switch is normally open disconnecting the resistor RUP. An alternative configuration of the margining circuit is shown in Figure 19. In the configuration both switches are normally open that may be advantageous in some implementations.
Margining can be implemented either by changing the trim voltage as described in the previous paragraph or by changing the resistance between the REF and TRIM pins.
Margining Down Switch (normally closed) Margining Up Switch (normally open) R UP R DOWN R TRIM TRIM
POL
REF
Margining Up Switch (normally open) R UP
REF R TRIM
POL
TRIM RDOWN Margining Down Switch (normally open)
PGND
PGND
Figure 18. Margining Configuration
Figure 19. Alternative Margining Configuration
In the schematic shown in Figure 18, the nominal output voltage is set with the trim resistor RTRIM calculated from the equation in the paragraph 8.12. Resistors RUP and RDOWN are added to margin the output voltage up and down respectively and determined from the equations below.
RUP and RDOWN for this configuration are determined from the following equations: RUP = 20 x RTRIM 5 x RTRIM - V % x , k 20 + RTRIM V % 20 x RTRIM 100 - V % x , k 20 + RTRIM V %
RUP
20 x RTRIM 5 x RTRIM - V % = x , k 20 + RTRIM V % V % = (20 + RTRIM ) x , k 100 - V %
R DOWN =
Caution:
R DOWN
Noise injected into the TRIM node may affect accuracy of the output voltage and stability of the POL converter. Always minimize the PCB trace length from the TRIM pin to external components to avoid noise pickup.
where RTRIM is the value of the trim resistor in k and V% is the absolute value of desired margining expressed in percents of the nominal output voltage. During normal operation the resistors are removed from the circuit by the switches. The "Margining Down" switch is normally closed shorting the resistor
Refer to No-BusTM POL Converters. Z-1000 Series Application Note on www.power-one.com for more application information on this and other product features.
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 15 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
10. Mechanical Drawings
All Dimensions are in mm Tolerances: 0.5-10 10-100 0.1 0.2 0.1 max
Pin Coplanarity: 32 0.30 8 25 10 23
14 0.30
8 0.20 2.3 1.6
7.7
12.4
16 Pin 1 2.03 1.27 20.3 2.54 0.4 SMT PICKUP POINT 22
Figure 20. Mechanical Drawing
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 16 of 17
ZY1015 15A No-Bus POL Data Sheet 3V to 14V Input * 0.5V to 5.5V Output
8.6 3.97 25 10 10 3.97 23 (x 3)
3
16.9 14.2
0.8
Pin 1 1.27 2.54
22
2.4
(x 22)
Figure 21. Recommended Pad Sizes
Figure 22. Recommended PCB Layout for Multilayer PCBs
Notes: 1. NUCLEAR AND MEDICAL APPLICATIONS - Power-One products are not designed, intended for use in, or authorized for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems without the express written consent of the respective divisional president of Power-One, Inc. 2. TECHNICAL REVISIONS - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.
REV. 1.2 MAR 14, 2007
www.power-one.com
Page 17 of 17

▲Up To Search▲

Price & Availability of ZY1015AG-T3

	To Download ZY1015AG-T3 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .